The astounding progress of electronics in the 20 th century sometimes obscures the dramatic story of repeated reinvention of the underlying device technology. The reinventions were catalyzed by the limits of power dissipation and self-heating for the corresponding device technologies. In the 1950s, when the vacuum-tubes reached the power dissipation limits, the more power efficient bipolar transistors took over. In the 1980s, bipolar transistors were replaced by even more power efficient technology based on complementary metal-oxidesemiconductor (CMOS) field-effect transistors (FET). As power consumption, self-heating and scaling considerations threaten the scaling of CMOS at the twilight of Moore's law, it is not surprising that researchers are once again looking for a more scalable and energyefficient replacement, such as tunnel FET 1 , Nano-Electro-Mechanical (NEM)-FET 2 , spin-FET 3 , phase-FET 4 , etc. The negative capacitance field-effect transistor (NC-FET) proposed by Salahuddin and Datta 5 is a recent entry to the list.
The so-called Boltzmann tyranny defines the fundamental thermionic limit of the subthreshold slope (SS) of a MOSFET at 60 mV/dec at room temperature, and therefore precludes lowering of the supply voltage and overall power consumption. As shown in Fig.  1(a) , an NC-FET adds a thin-layer of ferroelectric (FE) material to the existing gate oxide of a MOSFET. The theory suggests that the consequence of this "trivial" change can be dramatic with complete disappearance of ferroelectric hysteresis (ΔV), Fig. 1(b) . The internal voltage at the FE-oxide interface would be larger than the gate voltage, so that the SS will reduce below the Boltzmann limit of 60 mV/dec at room temperature, as shown in Fig. 1(c) . As a result, the on-current (Ion) would be reached at a lower supply voltage (VDD) and the power consumption would be reduced significantly. Moreover, Fig. 1(d) shows that unlike a traditional MOSFET, the threshold voltage (Vth) would actually increase as VDD increases, making transistor scaling easier. The elegant simplicity of the device concept and the urgent need for a new "transistor" at the twilight of the Moore's law have inspired many researchers in industry and academia to explore the physics and technology of the NC-FET and since 2008, hundreds of papers have been published.
Despite the simplicity of the original NC-FET theory 5 , the experimental data accumulated over the years ( Fig. 1(e) ) show a relatively broad scatter. This level of scatter is not unexpected for a fundamentally new class of transistor. However, in the context of the frantic pace of activities, scatter in the published data, challenges of characterization, and emergence of a diversity of models used to interpret the results, some researchers have asked thoughtful and interesting questions regarding the physics and viability of the device technology which are summarized in the following discussion.
The questions relate to a basic issue about the polarization of the thin ferroelectric layer shown in Fig. 1(a) . In an NC-FET, the series addition of a sufficiently large positive (i.e. gate or depletion) capacitor is expected to stabilize the FE in the zero polarization state. In the original NC-FET theory 5 , the NC effect (also called "quasi-static NC") is realized without polarization switching. In contrast, the "transient NC" effect requires and is associated with real polarization switching. Theoretically, the zero polarization state can be interpreted either by a single-domain or a multi-domain model. In the single domain approximation, each unit cell of the stabilized FE individually has zero polarization because the atoms are symmetrically placed within the cell and the charge centroids are co-located so that it resembles a normal dielectric under zero electric field, but with an enhanced capacitance. In a multi-domain approximation, the zero polarization is achieved by having equal number of up vs. down polarized unit cells. Traditionally, many phenomena of ferroelectricity have been explained in terms of a multi-domain approximation, while the single domain approximation is essential to the operation of an NC-FET. To distinguish between single vs. multi-domain interpretations, the confusion arises because the underlying issues are often phrased in terms of a variety of related or unrelated questions. For clarity, these questions must be addressed separately and the interpretations must be self-consistent, i.e. a single model must interpret all the relevant experiments. The goals of this article are (a) to organize and compare the results from various experiments and modeling efforts published to-date, (b) to use the information gathered to answer a set of important questions in the field, and (c) to suggest a protocol for reporting NC-FET experiments. In this rapidly evolving field, we cannot offer conclusions, but simply provide some starting points for a coherent discussion.
In essence, there are three types of questions regarding an NC-FET.
Can a capacitor be negative? Is there any device that unambiguously demonstrated negative capacitance?
The answer is yes. The negative capacitance associated with a micro-electro-mechanical (MEM) switch can be unambiguously stabilized at any position within the unstable region, demonstrating the existence and utility of the negative capacitance. A number of experimental results and theoretical calculations support this concept 2, 6 . Although impractical as a MOSFET replacement, a MEM-switch offers conceptual clarity regarding negative capacitance, because its operation is characterized by a single order parameter related to the air gap. 7, 8 . It has been reported that even the measurement setup affects the results significantly and voltage meter with sufficiently high impedance is needed in the measurement of internal VINT 9 .
Given the domain dynamics
In the small-signal measurement (Fig. 2(a) ), the total capacitance of the stack (at = 0) is reported to be larger than the capacitance of the dielectric layer [10] [11] [12] [13] , suggesting the validity of the single-domain approximation. Such DC enhancement was not observed in multi-domain ferroelectric HZO externally connected to a commercial DE capacitor 7 , or in a FE/DE stack 8, 14 . The small-signal measurement is considered as a quasi-static measurement without triggering the polarization switching 7 . To explain the apparent discrepancy, some researchers have suggested that the metal interlayer (needed to measure the internal node voltage) fundamentally alters the FE-polarization 8, 9 . A precise mathematical formulation of the essential difference between the two structures is still being formulated.
In the transient RC measurements (Fig. 2(b) ), a voltage drop across the ferroelectric capacitor is observed when applying a voltage pulse [15] [16] [17] [18] . Initially, the phenomenon was interpreted by a single-domain Landau-Khalatnokov (L-K) model with renormalized parameters and was taken as an unambiguous proof of the existence of a negative capacitance effect in the ferroelectric insulator 15 . Recently, other groups have argued that multi-domain variants, such as the Kolmogorov−Avrami−Ishibashi (KAI) model 19 or Preisach-Miller models [20] [21] [22] can also explain the experimental observations. They attributed the observation to the delay in domain flipping associated with polarization switching and discharging of the dielectric components 19, 21, 23, 24 . This alternate explanation suggests that the transient experiments may not be able to conclusively distinguish between single and multi-domain dynamics.
A third type of measurement is the ramp voltage pulse measurement of FE and DE capacitor in series as shown in Fig. 2(c) . A differential voltage amplification on DE capacitor by the FE capacitor was observed 25 . Once again, the result can be explained either by single domain or multi-domain switching model 22 .
Although the small signal, pulse, and ramp voltage experiments have not produced definitive conclusion, they have highlighted the need to distinguish between samples with and without internal nodes, thin vs. thick ferroelectrics, one vs. two dimensional analysis, and the importance of leakage current in interpreting the diversity of the results reported to date 8 .
The second class of experiments ( Fig. 2(d) ) involve fabricating an NC-FET and directly measuring its subthreshold slope, on-current, drain-induced barrier lowering (DIBL), and output conductance as shown in Fig. 1 
The scatter in the NC-FET data shown in Fig. 1 (e) could be understood to result from considerations discussed next.
Another pitfall is to confuse NC-FETs with ferroelectric FETs (Fe-FETs).
One must not confuse NC-FETs with Fe-FETs; they are structurally identical but functionally distinct. A Fe-FET has hysteretic I-V characteristics, but an NC-FET does not, see Fig. 1(b) . In an NC-FET, the total gate capacitance is positive, which means that the negative capacitance state of the ferroelectric insulator is stabilized in a single state according to the quasi-static NC model. 5 In a Fe-FET, the total gate capacitance is negative (if we use the NC concept to understand ferroelectric switch), so that the transistor switches between two states with the corresponding hysteresis in the transfer characteristics as highlighted in Fig. 1(b) . In addition, if the ferroelectric polarization switching in a Fe-FET happens in the "subthreshold" region, a SS with deep sub-60 mV/dec at room temperature may be observed. However, the deep sub-60 mV/dec in a Fe-FET comes from the ferroelectric polarization switching instead of the negative capacitance effect. Although a NC-FET is fundamentally different from a Fe-FET, a Fe-FET-based logic switch with hysteresis window less than half the operating voltage may still offer higher oncurrent and lower off-current 8 . Ultimately its adoption as a logic switch 9 will depend on the variability of the hysteresis window and the fundamental speed of (single or multiple) domain switching.
In the literature, both the Fe-FET (sometimes interpreted as an unstabilized NC-FET) and quasi-static NC-FET have been studied and reported. The first experimental reports explored the question of "negative capacitance" and steep-switching associated with Si Fe-FETs that used a thick P(VDF-TrFE) polymer as the ferroelectric insulator [26] [27] [28] . The discovery of ferroelectric HfO2 was an exciting advance, because it enabled CMOS compatible processing of a ferroelectric-gated MOSFET 29, 30 . Quasi-static or stabilized hysteresis-free Si NC-FETs with sub-60 mV/dec SS at room temperature with ferroelectric hafnium zirconium oxide (HZO) as the ferroelectric gate insulator have been reported beginning in 2014 [31] [32] [33] [34] . After these works, Si NC-FETs were studied with various gate stacks and structures, which fall into the category of either Fe-FET (unstabilized NC-FET) [35] [36] [37] [38] [39] [40] or steep-slope hysteresis-free NC-FET [41] [42] [43] [44] [45] [46] [47] with minimum SS down to ~40 mV/dec at room temperature.
NC-FETs with alternative channel materials have also been reported. For example, NCFETs with a Ge channel were demonstrated [48] [49] [50] [51] [52] [53] [54] . Steep subthreshold-slope and nearly hysteresis-free performance have been observed [50] [51] [52] [53] . The first reported 2D NC-FET applied P(VDF-TrFE) polymer as ferroelectric insulator and MoS2 as the channel material, but the fabricated device was unstable and double-sweep transfer characteristics were not measured 55 . In 2017, 2D MoS2 steep-slope and hysteresis-free NC-FETs were demonstrated by careful capacitance matching design [56] [57] [58] . Unstabilized NC-FETs with a 2D MoS2 channel were also reported. Although they achieved a sub-60 mV/dec SS at room temperature, they featured a counterclockwise hysteresis [59] [60] [61] [62] . NC-FETs using other low dimensional materials such as carbon nanotubes 63 and WSe2 64 have also been reported. Finally, an NC-FET with a III-V semiconductor as the channel was also demonstrated, but hysteresis-free and sub-60 mV/dec SS haven't been achieved simutaneously 65 .
In short, a sweep-voltage and sweep-frequency independent, hysteresis-free I-V characteristic is an essential pre-requisite for definitive proof of the NC-FET operation. Figure 1(e) shows that despite a large number of NC-FET reports, only a minority of the experiments satisfy the two criteria of being hysteresis free and exhibiting sub-60 mV/dec SS simultaneously.
Most importantly, experiments must be interpreted self-consistently. A singledomain L-K theory anticipates simultaneous occurrence of reduced SS, negative DIBL, negative drain resistance (NDR) 5, 66, 67 and noise-suppression of the drain-current as shown in Fig. 1(c) and (d) and demonstrated experimentally in Refs. 57 and 68 , for example. Thus, if multiple groups were to report these features associated with a single device, it would support the existence of NC-FET operation.
It is important to understand that "multi-domain models" derived from GrinzburgLandau theory have so far not been able to explain the observed NDR, negative DIBL, and hysteresis-free sub-60 mV/dec slope directly and self-consistently. Rather, the specialized multi-domain models (e.g. KAI 19 , Miller [20] [21] [22] 69 , and/or Modified Miller 70 ) interpret the steady state response by suggesting that all steady-state measurements are in-fact timedependent, defined by the sweep rate of measurement. Thus, they interpret the "DC" subthreshold slope as a consequence of time-dependent phase-lag, associated with ferroelectric polarization switching 9,21,70-73 . Also, some models attempt to explain the hysteresis-free operation and NDR by invoking non-ideal charge trapping to compensate the counterclockwise hysteresis 21, 74 . Unfortunately, the charge trapping leads to substantially different forward and reverse subthreshold sweeps 74 and cannot explain (essentially) hysteresis-free operation seen in many experiments, as in the bottom left corner of Fig. 1e . A self-consistent explanation of the observed features remains an important goal for "multi-domain" theory of NC-FET operation.
Even if a FE-DE can be stabilized in the NC state, are the dimensions suitable for ultra-scaled transistors beyond the 5 nm technology node? Would it switch fast enough? Given the unique physics of the gate stack, would the technology be reliable and immune from gate dielectric breakdown, negative bias temperature instability, hot carrier degradation, and other perspectives?
The scaling questions are device specific. For example, several groups have reported that the parasitic gate-drain capacitance of a FinFET actually improves capacitance matching and reduces subthreshold slope 66, 67, 75 . On the other hand, the quantum capacitance of ultra-thin body transistors may negate some of the improvement. Recently, researchers from Global Foundries have reported integrating doped hafnium oxide ferroelectric layers into state-of-the-art 14nm Si FinFET technology and demonstrated that 101 stage ring oscillators show improved SS and actually reduce the active power consumption of the circuits 43 .
The frequency dependence is another question of interest. Quasi-static NC-FET models argue that transistor operation does not require domain switching 5, 43 , so that FE switching speed may not be relevant for NC-FET operation. An in-depth recent analysis 76 however concludes that an NC-FET will always switch slower than the corresponding Fe-FET. This limit reflects the fact that while the amount of polarization switching necessary for an NC-FET is substantially smaller than that of a Fe-FET, the internal field in the NC-FET is also substantially smaller than that of the Fe-FET. Therefore, one can view Fe-FET switching speed (see Fig. 1(f) ) as the upper limit of NC-FET switching. A recent experiment has reported 3.6 ns single pulse response and 100 ps multi-pulse response of a HfO2-based ferroelectric switch 77 , suggesting the possibility of achieving near GHz operation. Single ultra-short pulse measurement could be just limited by obtaining sufficient inversion charges to support FE switching. Finally, a report based on optical characterization of polarization switching 78 and recent experiments by Global Foundries 43, 79 indicate tens-of-GHz switching may be possible. Finally, reliability issues place several important constraints on device operation [81] [82] [83] [84] .
The voltage application at the dielectric node of the gate-stack suggests that dielectric breakdown considerations would restrict NC-FET operation at the same on-current with the same interface field but at a reduced operating voltage. It has been suggested that a V-shaped field profile in the gate-stack 9 would lead to bias-temperature instability (BTI) issues related to collection of the tunneling, soft-breakdown, and hot carrier injection (HCI)-induced current at the dielectric/ferroelectric interface 85, 86 . Fortunately, the interface of defect generation, parasitic gate-drain capacitance, and negative capacitance is likely to suppress the Negative-bias temperature instability (NBTI) degradation -the most important reliability concern for modern MOSFETs 87 . Also, since the HZO transition temperature is sufficiently high, self-heating induced changes of the Landau-coefficients may not be an important issue. Transistor reliability is fundamentally important and establishing NC-FET reliability would be an important goal for future research.
The discussion above related to these three questions highlights the fact that a fragmented approach (that only emphasizes the reduction of subthreshold slope) has resulted in a confusing mix of results in the field. The NC-FET concept must be self-consistently validated by (a) combination of dielectric and ferroelectric thicknesses, (b) a broad set of sweep ranges and rates, (c) comprehensive reports of transfer, output, and noise characteristics, demonstrating hysteresis free operation, negative DIBL, negative drain resistance, and suppression of 1/f noise. It is important to report frequency response of an isolated NC-FET to establish a lower limit of operation of these transistors. Reliability studies of NC-FETs, i.e., stability of charge accumulation and threshold voltage, voltage acceleration and ferroelectric dielectric stack breakdown, are urgently needed. Obviously, as transistor technology scales below 5 nm node, the critical device dimensions are extremely small and the questions of integrating sufficiently-thick FE-layers into a gate stack as well as ensuring high speed and reliability would become increasing important questions.
The NC-FET concept provides a unifying perspective to a broad range of device phenomena collectively known as Landau switches and it allows arbitrary tailoring of the energy landscape 99 . Although the validity of quasi-static NC is still being debated, the concept of NC -if conclusively demonstrated -will have broad implications for device physics. Indeed, its conceptual demonstration would open up a broad class of applications including electrochemical sensing and MEMS-based actuation 88 . In this regard, the experience of thick ferroelectric films should inform, but not constraint future research in the field. The HfO2-based ferroelectric films are relatively new to the material/device communities, therefore their properties may be substantially different from traditional ferroelectric materials. The domain dynamics of such a constrained thin film is indeed not known. Given the urgency of finding a new low-power switch, NC-FET research justifiably merits the broad attention and in-depth analysis it has received from the device physics community over the last decade. See supplemental materials for a summary of all the representative models. 
KAI Model based on Explicit Time Approximation:
The second approach, proposed and published by Y.J. Kim et al. 19 , involves assuming
so that the effect of domain dynamics incorporated indirectly in α and L. Most important, here α > 0. With these approximations, the resulting first order equation (i.e. L dP/dt = α (P 0 -P) is directly
in analogy to Avrami equation for crystal nucleation and growth, the solution of the corresponding equation
yields the Weibull form
Merz's law makes the voltage-dependence explicit: τ = τ 0 exp (α/V FE ). The most important point is α > 0 and there is no NC effect. 20, 22 : In a slightly different approximation, one assumes that the steady state relationship between V FE and P is given not by Eq. (2a), but rather by two branches of the P-V relationship (with positive α)
Preisach-Miller model involving Implicit Time Dependent Approximation
and w = σ/(2V c ) ln (P S + P R )/(P S − P R )
Here, P S is the saturation polarization, P R is the remnant polarization, V c is the coercive voltage, V p is the peak voltage for V FE . Here, η and σ captures V c distribution of FE domains and non-ferroelectric linear response of P.
Or rewriting in the equivalent circuit format, with Interpretation of Experiments.
Time-dependent Analysis:
KAI, Miller, and modified Miller Models have been used to argue that the phase lag between applied voltage and domain flipping can also interpret the results reported in refs. [19] [20] [21] [22] [23] [24] 69, 70 . The authors explain several features of the time-dependent data without invoking negative capacitance (i.e. α < 0, β < 0). The model anticipates response time limited by domain dynamics and could be as slow as tens of MHz range.
Time-dependence can also be interpreted by the renormalized L-K model, where the domain dynamics with empirical mass and alpha parameters are applied. Once again, the response obtained is in the tens of MHz range.
A recent experiment shows optical evidence of much faster response 78 and direct pulse measurement with a single pulse switch time of 3.6 ns and a train of pulses with pulse width down to 100 ps 77 . The direct pulse response is limited by many parasitic effects of the measured device and the ultra-fast pulse might not be able to provide sufficient polarization charges for a full ferroelectric switch through inversion charges at a single ultra-short pulse time. It is not clear if these results can or should be interpreted by the generalized Landau framework.
DC Analysis:
The renormalized L-K model has been used to interpret the subthreshold slope, negative DIBL, and NDR reported by various groups 48, 53, 57 . Both 3D simulation of advanced transistors 66 and compact model for 3D and 2D transistors 67 have been proposed. The model has also been used to understand the scaling consequences (e.g. inclusion of quantum and parasitic capacitance, etc.) as well as new device design integrating various "Landau" devices (FE, AFE, MEMS, piezo) 99, 100 . The reduction of noise with increasing dielectric thickness 68 is another example of such an analysis producing self-consistent results.
The KAI, Miller, and/or Modified Miller models interpret the steady state response by suggesting that all steady-state measurements are in-fact time-dependent, defined by the rate of measurement. Thus, they interpret the "DC" subthreshold slope as a consequence of time-dependent phase-lag.
